\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Description}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {2}SLP Design}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}VMEbus Bit Mode}{1}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces VMEbus Bit Mode Register}}{1}}
\newlabel{VMEbitmode}{{1}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Jumper Setting}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Output Pulse Specifications}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}SLP Registers and VME Control}{2}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces SLP Address Registers}}{2}}
\newlabel{baseaddress}{{2}{2}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces VMEbus DAC and Delay Registers}}{3}}
\newlabel{DacDelay}{{3}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {3}TOC:SLP Delay Time}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {4}TOC:SLP Voltages}{4}}